may, 2018

17may11:00 am4:30 pmIntel Workshop


Event Details

11am-Noon: Getting Hired into Tech, An Insiders View
Tips on resume writing, career fairs, and interviewing for those seeking internships and full time positions at tech companies.

Noon-12:30pm: Pizza Lunch from Woodstocks

12:30pm-4:30pm: Static Timing Analysis FPGA Workshop
This workshop consists of a two hour lecture/exercise session followed by a two hour lab training the fundamentals of timing analysis for digital electronics. The student will learn the foundation of timing constraints and how to calculate timing “slack” through a number of paper and pencil exercises to understand how timing margin is calculated. The second portion of this workshop will focus on Intel’s Quartus Timing Analysis tools to give the student hands on knowledge of writing timing constraints, analyzing timing slack, and working on corrective methods to improve timing margin of digital designs implemented in FPGAs.

Click here to sign up


(Thursday) 11:00 am - 4:30 pm


EE Lobby


Nathan Wang[email protected]

0 replies

Leave a Reply

Want to join the discussion?
Feel free to contribute!

Leave a Reply

Your email address will not be published. Required fields are marked *